Leveraging the benefits of USB 10Gbps and 5Gbps device controller, USB 20Gbps is designed using the FPGA built-in transceiver. It is a one-stop solution for all USB requirements ranging from USB 3.2 to USB 2.0. It supports SuperSpeed+ (SSP x2/x1), SuperSpeed (SS), High Speed (HS) and Full Speed (FS) communication modes. The Core architecture allows to use minimal pins from FPGA for USB 3.2 interface with better stability. It provides USB 3.2 backward compatibility with inbuilt transceiver and USB 2.0 backward compatibility using an external USB 2.0 ULPI PHY.
It has been designed to provide simplicity and flexibility along with highest throughput i.e. >16Gbps. Avalon interface allows to manage the control transfer using software, provides flexibility, while FIFO interface allows to transfer the data over non-control endpoint ensuring highest throughput.
Block Diagram:
Performance Results:
UVC Example on Altera® Cyclone® 10 GX FPGA :
Features:
- USB 3.2 Specific Features
- Supports USB 20Gbps, USB 10Gbps and USB 5Gbps
- Uses Transceiver as a PHY layer and thus eliminates need for external PHY for USB 3.2
- USB 2.0 Specific Features
- Supports High Speed (HS) and Full Speed (FS) modes.
- Provides ULPI interface to interact with external USB 2.0 PHY
- Ease of Use
- Ready to use component
- Simple FIFO interface to transfer data over non-control endpoint
- Flexibility
- Capable to support up to 31 endpoints (1 default control endpoint, 15 IN endpoints and 15 OUT endpoints).
- Allows to select number of buffers per endpoint based on the requirement
FPGA Supported:
| FPGA | Supported Device Family |
| Altera |
Cyclone 10, Arria 10, Agilex 7 (coming soon) |
Deliverables:
| Contents | Evaluation License | Full Development License |
|---|---|---|
| License Type | One (1) month evaluation license at no cost Note: License can be extended for another month after examining request (Evaluation Link) |
Encrypted IP Core Perpetual license for development Note: Other licensing schemes and source code are also available |
| Reference Design | Included for respective Development Board and FMC USB Daughter Card | Included for respective Development Board and FMC USB Daughter Card |
| Demonstration |
|
|
| Sample Applications (with C code) | Enumeration | Enumeration |
| Encrypted IP Core design files with Control, 1-Bulk IN and 1-Bulk OUT endpoints | Yes | Yes |
| Drivers | Windows Reference Drivers (object code) | Windows Reference Drivers (object code) |
| Software Library (Compiled version) |
|
|
| Technical Documents |
|
|
| Programming files generation support | Time-limited (4 hours) | Full programming |
| Technical Support | Pre sales support from support team | 1 Year integration support |
Application:
- Defence
- Video Conferencing
- Storage Devices
- Data Centers
- Medical
Support:
- IP integration support is available with the purchase of full version
- IP Core modification support available at additional cost Licensing
Licensing:
- OpenCore Plus Evaluation : 1 month evaluation license at free of cost
- Full : Project based Perpetual License
- Renewal : To continue support and getting future updates after a year of purchasing IP core, license renewal is available at nominal fees
Downloads:
FAQs:
